Simple DMA Transfer
Initially, a PCI Master writes to the four DMA control registers (cycles C0 to C7 in Figure 6-33 ). Three clock cycles
after the control register (CR) is written, the core asserts its PCI request signal REQN. When the PCI arbiter grants the
bus and the bus is idle, several clock cycles later the core initiates a PCI cycle asserting the MAST_ACTIVE output.
See cycle A2 in Figure 6-33 .
cycle
C0 C1 C2 C3 C4 C5 C6 C7
A0 A1 A2 A3 0
1
2
3
4
5
6
7
8
clk
framen
cben[3:0]
B
0
7
0
ad[31:0]
ADDR
PA
RA TC CR
ADDR
0
1
2
3
par
devseln
irdyn
trdyn
reqn
gntn
dma_bar[2:0]
mast_active
dp_start
dp_done
bar_select[2:0]
wr_cyc
rd_cyc
rd_stb_out
rd_stb_in
0
mem_add[11:0]
000
004 008 00C 010 014
mem_data_in[31:0]
0
1
2
3
4
5
Figure 6-33 · DMA Burst Read Cycle Including DMA Start Sequence
Initially, the core turns on its AD and CBE outputs at the same time that it initiates a backend cycle. The backend
transfer is very similar to a Target transfer, except that the MAST_ACTIVE output is valid during the transfer. The
BAR_SELECT output will be set to the value set in the DMA control register.
82
v4.0
相关PDF资料
COREU1LL-AR IP MODULE COREU1LL
COREU1PHY-AR IP MODULE COREU1PHY
CORR-8BIT-XM-UT2 SITE LICENSE IP CORRELATOR XP
CP2-GSA-L CONN SHIELD LOWER TYPE A 22
CP2-HSA110-1 CONN SHROUD CPCI 2MM TYPE A 22
CP2-HSC055-4 CONN SHROUD CPCI 2MM TYPE C 11
CP2-K3567-SR-F COMPACT PCI - MISC
CP2105EK KIT EVAL FOR CP2105
相关代理商/技术参数
COREPCIF-RMFL 功能描述:IP MODULE 制造商:microsemi corporation 系列:- 零件状态:在售 类型:许可证 应用:- 版本:- 许可长度:- 许可 - 用户明细:- 操作系统:- 配套使用产品/相关产品:Microsemi 器件 媒体分发类型:- 标准包装:1
COREPCIF-UR 功能描述:HW/SW/OTHER 制造商:microsemi corporation 系列:* 零件状态:在售 标准包装:1
COREPCI-SN 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41
COREPCI-SR 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41
COREPCI-UR 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41
COREPCI-XX 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41
COREPRO LEDBULB 10.5-60W B 制造商:Philips Lumileds 功能描述:
COREPRO LEDBULB 10.5-60W E 制造商:Philips Lumileds 功能描述: